archetecture behav of a is……signal …………component TriggerD( clk:in std_logic; Din:in std_logic; Dout:out std_logic);end component;……begin……Trigger : TriggerDport map( clk => clkin, Din => Din, Dout => Dout);